This page describes the dual-core Itanium 2 (Montecito) processor specific features of pfmon.
Pfmon provides access to most of the dual-core Itanium2 PMU specific features. This includes:
| --event-thresholds=thr1,thr2,... | set event thresholds (no space) |
| --opc-match32=[mifb]:match:mask | set opcode match for pmc8 |
| --opc-match34=[mifb]:match:mask | set opcode match for pmc9 |
| --etb-tm-tk | capture taken IA-64 branches only |
| --etb-tm-ntk | capture not taken IA-64 branches only |
| --etb-ptm-correct | capture branch if target predicted correctly |
| --etb-ptm-incorrect | capture branch if target is mispredicted |
| --etb-ppm-correct | capture branch if path is predicted correctly |
| --etb-ppm-incorrect | capture branch if path is mispredicted |
| --etb-brt-iprel | capture IP-relative branches only |
| --etb-brt-ret | capture return branches only |
| --etb-brt-ind | capture non-return indirect branches only |
| --irange=start-end | specify an instruction address range constraint |
| --drange=start-end | specify a data address range constraint |
| --checkpoint-func=addr | a bundle address to use as checkpoint |
| --inverse-irange | inverse instruction range restriction |
| --insecure | allow rum/sum/read(pmd) at user level |
| --excl-intr | exclude interrupt triggered execution |
| --incl-intr | include only interrupt triggered execution |
| --irange-demand-fetch | Limit irange to demand fetched cache lines for specific prefetch events |
| --irange-prefetch-match | Limit irange to explicitly prefetched lines for specific prefetch events |